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Faster circuits and shorter formulae for
multiple addition, multiplication and
symmetric Boolean functions
Michael S. Paterson

Nicholas Pippenger t

Uri Zwick

*

Extended Abstract
Here we are able to construct Boolean formulae of
size O(n3.16) for many symmetric Boolean functions,
including the majority function and Boolean formulae of
size O(n"") for all symmetric Boolean functions. This
improve previous results of Khrapchenko, Pippenger,
Paterson and Peterson.

Abstract
A general theory is developed for constructing the
shallowest possible circuits and the shortest possible
formulae for the carry save addition of n numbers using
any given basic addition unit. (A carry save addition
produces two numbers whose sum is equal to the sum
of the n input numbers).
More precisely, it is shown that if BA is a basic
addition unit with occurrence matrix N then the
shortest multiple carry save addition formulae that
could be obtained by compming BA units are of size
n1/P+O(l)
where p is the unique real number for which
llNllp = 1. (Here llNllP is the usual L, norm of the
matrix N). An analogous result connects the delay
matrix M of the basic addition unit BA and the minimal
q such that multiple carry save addition circuits of depth
( q + 41)) log n could be constructed by combining BA

1. Introduction
The question 'How fast can we multiply ?' is one of
the most fundamental questions in computational
arithmetic. One approach is to try to " i s e
the
number of bit operations involved, or equivalently
the circuit size. Examples of such work are the algorithms of Ofman-Karatsuba [6] and SchonhageStrassen [19] (see also [2],[12]).
While this answers (at least partially) the question in the context of a sequential computation
model, it fails to address the question in the often more appropriate parallel model. To that end
one should investigate the depth, rather than the
size of multiplication circuits.

units.
Based on these optimal constructions of multiple
carry save adders we construct the shallowest known
multiplication circuits. The depth of the obtained n x n
bit multiplication circuit, which uses only dyadic gates,
is 3.711ogn. As for carry save addition, the result of
the multiplication is given as a sum of two numbers.
This construction improves previous results of Ofman,
Wallace, Khrapchenko and others.
Multiple carry save adders can also be used to
construct formulae for symmetric Boolean functions.
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This question was already answered, qualitatively, by Avizienis [l], Dadda [4] , Ofman [14],
Wallace [21] and others in the early 1960's by showing that using redundant number representations,
n numbers of arbitrary size can be added in depth
O(1og n). They all used a component called a 3 + 2
Carry Save Adder (CSA)which reduces the sum
of 3 numbers to the sum of only 2 numbers in a
constant depth, It is easy to see that =ing
'(l) leVeISOf such
it is Possible to
h3/2
reduce the 8of n numbers t o the 8of only 2.
This operation will henceforth be called muZfipk
carry save addition. An n x n bit multiplication
can be solved by performing multiple carry save
~ addition of n numbers of length less than 2n. The
resulting two numbers are in this case of length at
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most 2n and they can be added (if required) using
a Carry Look Ahead adder with additional depth
(1 o( 1))log n (see [31,[71)’.
More detailed considerations can be used to
show that the Schonhage-Strassen algorithm can
also be implemented in depth O(1ogn) (cf. [ZO]).
Mehlhorn and Preparata [13] presented an o p t i d
area-time VLSI implementation of this algorithm.

+

Since multiplication is so fundamental, it is
interesting to investigate the constants implied
by the O(1ogn) notations above. Admittedly,
constant factors are usually ignored in theoretical
investigations. We think however, that in this case
the investigation is justified by the importance of
the problem and the rich theory which will be
revealed in the process.
The Schonhage-Strassen multiplication algorithm
uses the Discrete Fourier Transform (DFT) to re-

duce dramatically the size of the circuits. Since the
computation of a DFT essentiallyinvolves multiple
additions, it seems that it cannot be used to reduce
the circuit depth. The best approach known today
for constructing shallow multiplication circuits is to
consider multiplication as a special case of multiple
addition. We w i l l pursue this direction and investigate the exact depth needed to perform multiple
addition or, in fact, multiple carry save addition.
We will present U2-circuits (i.e., circuits over the
basis U2 of all m a t e dyadic Boolean functions) of
depth 5.07 log n+O( 1) and B2-circuits (i.e., circuits
over the basis B2 of all dyadic Boolean functions)
of depth 3.71logn 0(1) for the multiple carry
save addition of n numbers of arbitrary size. This
improves a previous result of Khrapchenko [Ill and
the naive estimates of Ofman and Wallace.

+

Our constructions can again be described in
tenns of Carry Save Adders (CSA’s). Each CSA is
b d t using an array of F’ull Adders (FA’S). Though
we cannot claim that our circuits are Uz- or B2optimal, we will prove that they are the optimal
circuits that could be constructed using 3 bit FA’s
(in the B2 case) or using the best known 7 bit FA’s
(in the U2 case).
Our theory is more general however. To any
basic addition unit BA (3-bit and 7-bit FA’s are
‘Unlem otherwise rtated, all the logarithrrm are taken to
k 2.
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just special cases) we attach a delay mat& which
describes the relative delays of the outputs of
the BA unit with respect to its inputs. If the
addition unit is implemented using U2- or Bzcircuits then the entries of the matrix are the
depths of the input variables with respect to the
outputs. Alternatively, the delay matrix may
describe characteristics of a basic adder regarded
as a ‘black box’. We then show how to extract
from the delay matrix the minimal constant q such
that depth ( q o(1))logn circuits for the carry
save addition of n numbers could be constructed
using BA units. Our proofs of the upper bounds
are constructive. We explicitly construct in each
case circuits with optimal behavior.
An analogous theory is developed for formula
size. It is shown that the shortest formulae for
the carry save addition of n numbers that can be
obtained using a basic adder BA with occumnce
m a t e N are of size nl/*dl) where p is the unique
real number satisfying llNllP= 1where llNllpis the
usual L, norm of the matrix N. The occurrence
matrix gives for each input variable of BA the
number of times it appears in the formula of each
output. Again we present explicit constructions
achieving these bounds.

+

Using this general theory we construct U2formulae of size O(nkm) and Bz-formulae of size
O(n3.16)for each output bit in the carry save addition of n numbers, in an n x n bit multiplication
and for many symmetric Boolean functions including the majority of n bits. We also construct U2formulae of size O(nkm) and B2-formulae of size
O(n3-30)for all symmetric Boolean functions of n
variables. These constructions improve previous
results of Khrapchenko [lo], Pippenger [17], Paterson [15] and Peterson [16].Notice that the improved constants are this time in the exponent.

A snmmiuy of the ‘numerical’ results obtained
for multiple carry save addition together with the
previously known results is given in table 1.1. The
improvements we get are quite marginal in some
of the cases. Our results, however, could only be
improved by either designing improved addition
units or by designing circuits or formulae which are
not based on a fixed underlying addition unit or,
which use the existing units in a non-arithmetical
my. Moreover, whenever a new addition nnit
is designed, our theory immediately describes the

termed the signijicances of the different inputs and
outputs.

&-depth
5.12 log n
5.07 log n

Khrapchenko (1978)

*

(1990)

An acyclic interconnection of BA ‘gates’ is called
a BA-circuit. A BA-circuit that receives the binary
representation of n numbers and produces at most
L numbers whose sum is equal to the s u m of
the n input numbers is called an n -+ C Cany
Save Adder, or in short CSA(n + e). The length
of the input numbers will not affect the depth
of the circuits and the size of the formulae for
CSA(n -+ e). We will therefore ignore it in the
sequel. In fact, we may assume (until section 6)
that the input numbers extend to infinity on both
sides.

FA7
FA7 (opt.)

B2-depth
3.71 log n

*

(1990)

FA7 (opt.)

U2-formula size
Pippenger
(1974)
Khrapchenko (1972)

n5
,4.62

n4.60

*

(1990)

FA3
FA7
FA, (opt.)

A BA-circuit is said to be arithmetical if it is
possible to assign significances to all the ‘wires’
and the ‘gates’ in the circuit such that the k
wires entering a BA gate with significance s have
significances s al,
,s Uk and the 1 wires
leaving this gate have significances s + b l , . ..,s+bt.

Bq-formula size
,3.54

n3.47

,332
,3.21
,3.16

Pippenger
Paterson
Peterson

*

*

(1974)
(1978)
(1978)
(1990)
(1990)

+ ... +

FA3
FA3
FA3
FA3 (opt.)
FA7 (opt.)

In this work we are interested in constructing
BA-circuits for multiple carry save addition with
minimal delay or with minimal formula size.
We assume that a deluy matriz M is attached
to the bit adder BA. The entry m;, in this matrix
specifies the relative delay of the i-th output bit of
BA with respect to its j - t h input bit.

Table 1.1. Results for multiple carry save addition.
way in which optimal use could be made of it.

In the next section we present an exact formulation of our main results. In section 3 we show how
our general theory produces some of the ‘numerical’ results mentioned. Due to lack of space we will
not be able to present here complete proofs of the
results. For these the reader is referred to the full
version of the paper [18]. Section 4 introduces the
basic ideas used in the lower bounds proofs. Section 5 demonstrates the general construction methods used. Additional constructions are described in
section 6. These constructions are used in section 7
t o compute general symmetric Boolean functions.
An interesting open problem is raised in the last
section.

2.

Statement of Results

A basic adder (or a bit adder) BA is a black box
with k input bits 21,. ,Zk and C < k output bits
for which the condition y;2k = zj2aj is always
satisfied. The numbers q,.
..,ak and h,. ,bt are

..

The delay of each wire in a BA-circuit is defined
in the following way. The inputs to the circuit
are defined to have delay 0. If the k inputs to a
bit adder BA have delays z1,. ,Zk then the ith output bit of this BA will be assigned delay
= mai<jsk{m;j zj}. We will express this
by y = M o z where the o denotes the (max, +}
inner product.

..

+

If a bit adder BA is implemented using an Rcircuit (here R =B2 or U2) and the entry mij of
the delay matrix M is set to be the length of the
longest path from the input zj to the output y;
in this implementation, then the abstract delay
of a wire defined above is exactly the depth of
this wire in the R-circuit obtained &om the BAcircuit by replacing every copy of BA by its R
implementation.
Similntly we can attach to every bit adder BA
an 0cc11nvnce matriz N which will enable us to
define the formula size of every wire in a BA-

..
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is given in Fig. 2.l(a). It is easy to check that the
delay matrix of this FA3 is
Notice that
z1 may be supplied to this unit one unit of time
after 2 2 and 23 are supplied and that yo is obtained
one unit of time before y1. Thus, the FA3 can be
described schematically by the 'gadget' appearing
in Fig. 2.l(b). This implementationwill be used in
our 3.71log n depth CSA(n + 2) circuits.
An FA3 can also be implemented using the two
formulae shown in Fig. 2.2. The corresponding Occurrence matrix of this implementation is
Paterson [15] and Peterson [16] both

(: 3 :).

Figure,2.1. An optimal implementation of an FA3
by a Bz-circuit.

:).

(:

used this implementation to obtain their O(n3.47)
and O(n3,32)results. By using this FA3 implementation in an optimal way we can reduce the size
of the obtained formulae to O(n3e21). We can improve this bound to O(n3.16) using a novel design
of a 7-bit RdZ Adder (FA7) with occurrence matrix
1 1 1 1 1 1 1

(

2 2 2
2 2 2

YO

t
Y1

2
4

2
4

3
4

4
9

)

.

Our best U2-rC?SdtSare obtained using an implementation of an FA7 due to Khrapchenko [10],[11].
We denote by 6(BA) = 6 ( M ) the minimal
constant 6 such that arithmetical BA-circuits of
depth (6 a(1))logn for CSA(n + e) could be
constructed. It is unlikely that better results could
be obtained using non-arithmetical BA-circuits but
we were not able to prove it.

+

Figure 2.2. An optimal implementation of an FA3
by B2-formulae.
circuit. The inputs to a circuit are defined to have
formula size 1. If the k inputs to a bit adder BA
have sizes 21,. ,zk then the i-th output bit of BA
will be assigned formula size y; =
n;jxj. We
will abbreviate this by writing y = Nz where this
time the usual {+, x } inner product is used.
If we are given a set of C $2-formulae in the
variables 21,. .. ,zk, one for each output bit yi
of the bit adder BA, then by composing these
formulae we can obtain for every wire in a BAcircuit an equivalent 0-formula. If the occurrence
matrix N is defined by letting njj be the number of
occurrences of the variable z j in the basic formula
for yi then, the abstract formula sizes defined above
coincide with the usual definition of formula size a8
the number of variables appearing in the formula.
A B2-implementation of a %bit MI Adder (FA31

..

cfl

Similarly, we denote by €(BA) the minimal
exponent e such that arithmetical BA-circuits with
attached formula size
for CSA(n + e) could
be constructed.
After these preparations we can state our general
results :
Theorem 2.1 (Optimal depth a n d size)
V x E Rkand y = M ox
(i) 6 ( M ) =
y j / 6 < E:=,p / 6

' cfl

(ii) e ( N ) = mm{e : V z E
llzlll/c

-

(R+)&

1

1.

5 llN~lll/t

In the formula size case we can state the result
more concisely, E ( N )= l / p where p is the unique
real number satisfying llNllp = 1.
using formulation we can find e ( ~ for
) every
math
N
nnmefical methods. The compe
nents of the (unique) vector z E (B+)' satisfying

considered to be the basic ‘gates’ and each ‘wire’
now corresponds to a number and not just to a bit.
This enables us to consider the constructions from
a higher level viewpoint. Each CSA may in turn
be implemented by an array of bit adders. Clearly,
any CSABA network could be expanded into an
arithmetical BA-circuit (which in turn might be
expanded into S2-circuits or formulae).

...
v3

Figure 2.3.
FA3’3.

u2 v2

Constructing a CSA(3 + 2) ushg

= 1 and Ilzllp = IINzIIp will be important design parameters in the constructions achieving the
optimal exponent. They wiU represent the ratios
between the sizes of the different subformulae feeding the same adder.
51

The delay case is somewhat more complicated.
If the matrix M is of the form M = p - aT where
a E R k , p E Rt (that is mi, = pi - a,), in which
case we say that it is modular, then it is easy to
verify that 6 ( M ) = l/logX(M) where X = X(M)
is the unique positive root of the equation

The delay matrix and the occurrence matrix
associated with a bit adder BA could also be
used to describe the characteristics of the carry
gave adder CSABA. Using this convention we
can define the delay and formula size of every
wire in a CSABA-netwOrk. A wire in a CSABAnetwork carries a number and corresponds to a set
of wires, each carrying a bit, in the equivalent BAcircuit. The delay (or formula size) of a number
in a CSABA-network is an upper bound on the
delays (or formula sizes) of the bits in the BAcircuit which are part of its representation.
Working with individual BA’s may seem to
give more power than working with CSABA’Sbut
we can show that the optimal performances of
arithmetical BA-circuits could in fact be obtained
using CSABA-networks. For the proof the reader
is referred again to [U].

3. Examples
j=1

i=l

If M is an arbitrary matrix, denote by P ( M )
the set of all modular matrices dominating it, that
is M’ E P ( M ) iff M’ is modular and mij 2 mij
for all i , j . This set will be called the modular
polyhedmn ouer M. It can be checked that the set
of vertices of P ( M ) , denoted by P * ( M ) is finite
and that 6 ( M ) = l/logX(M) where
X(M)=

max

X(M‘)

M’€P* ( M )

.

Therefore X(M) can be computed by solving a
finite number of (polynomial) equations.

An array of bit adders BA could be used in order
to construct a CSA(k + C) which we will denote
by CSABA. Fig. 2.3 shows, for example, how a
CSA(3 + 2) could be constructed using an array
of FAs’s.
A CSA-network is an aCyCfiC network composed
of a fixed type of CSA units. The CSA’s are now
646

The size of the optimal formulae for multiple carry
save addition that can be obtained using the FA3
described in Fig. 2.2 is nc+dl)where according to
Theorem 2.1

A numerical solution gives E II 3.2058 and equality
is achieved when 21 = 5 2 = 1 , 23 = 0.3926. This
yields formulae of size O(n3*2L).As was mentioned
before we can get better results using FA7’s.
The delay matrix of the FA3 described in Fig. 2.1
is the modular matrix M = (2 3)T - (1 0 0).
Therefore X(FA3) is the unique positive root of the
cubic equation X3 X2 - X - 2 = 0. Numerically
we can find that X N 1.2056 and that logxn N
3.71 log n.

+

The delay matrix of the Khrapchenko’s FA7 [ll]

is the non-mdular matrix

4

6

6

6

6

6

6

5

6

6

6

6

6

6

The optimal vertex in the modular polyhedron of
this matrix turns out to be

5 6 6 6 6 6 6
6 7 7 7 7 7 7
5 6 6 6 6 6 6

(

)

and therefore X(FA7) is the Unique positive root of
the equation X7 2X6 - X - 6 = 0. Numerically
we can find that X cy 1.1465 and that logxn N
5.071og n.

+

4.

Lower Bounds

Theorem 4.1 Let BA be a basic addition unit.
If Net is a CSABA-netWOfk with n inputs and t
outputs then depth(Net) 5 log,(BA)(n/t).
Proof : Consider a CsABA-netWOrk with n
inputs and t outputs. If the the inputs to a CSABA
in the network have delays 21,. .. ,zk then the
outputs of this unit have delays y1,. ..,y' where
y = M oz. The definition of X = X(BA) ensures
that CX"j 5 C P . Using induction we get a
similar relation for the whole network. The n
inputs have delay 0. If the t outputs all have delay
a t most d then we get that n 5 !Ad or equivalently
d 2 log,(./Q
0
The argument used here is similar to a proof that
a binary tree can have a t most 2' leaves a t depth at
most t using Kraft's inequality ( 2-'i 5 1 where
the t i ' s are the depths of the leaves in a binary
tree).

As was mentioned at the end of section 2, a
simple argument could be used to show that the
above result holds also for general arithmetical BAcircuits.
The proof of the formula size lower bound is
similar.

5.

Basic depth constructions

We demonstrate the geneml technique by constructing the shallowest possible FAs-circuits for
multiple carry save addition. As we have stated
earlier their depth is about N 3.711-n.
We
w i l l use the implementation of Fig. 2.1. It could
be shown that no B2-implementation of an FA3
will produce shallower results. We have not been
able to improve this result using more complicated
adders.
Our construction uses CSA=CSAFA, units.
We want to connect the CSA's in such a way

Figure 5.1.
network

The Anal stages of a 'good' CSA-

that on most wires no delays will be introduced.
Consulting the delay matrix of the CSA (or
Fig. 2.l(b)) we realize that to achieve that we
should feed each CSA by two numbers that are
ready at some time d and by a third number which
is ready at time d 1. The two output numbers
will then be ready a t times d 2 and d 3. Such
a CSA will be said to lie at level d.

+

+

+

Fig. 5.1 gives an impression of how the final
stages of a 'good' construction might look like (the
first stages are usually non-planar however).
We specify a CSA-network by specifying the
number Ad of level d CSA's used in it. The
number of numbers in the network produced at
time d is Gena = Ad-2 4- Ad-3. The number of
numbers in the network consumed at time d is
COnd = 2Ad Ad-1.

+

+

We choose Ad = [nX-d 11 if d 2 0 and nX-d 2
1, and 4 = 0 otherwise, where X is the unique
positive root of the equation X3 X2 - X - 2 = 0
(A N 1.2056).

+

If Bdd = Cond - Gend

>0

then the network
e0
then the network yields lBaldl outputs at time d.
can accept Bald new inputs at time d . If Bdd

It can be checked that Bale 2 n

, Bdd 2

0

I

0.2

0.4

0.6

0.8

I

I

Figure 6.2. An enlarged graph of 6 ( p ) and 6'(p).

for 1 5 d 5 e and BUZ~+~,
BaZt+,, BaZt+3 2 -6
where t = [logxnl. We can therefore input at
least n numbers a t time 0 and we get at most
18 outputs at or before time t 3. The sum of
these 18 numbers can be reduced to only 2 using
a small number of additional CSA's. The depth
of the whole network will therefore be ?A 0(1)=
logx n 0(1)N 3.71 log n.

tangent, with a positive slope, to the function
6 ( p ) = min{

+

6.

I

lu

Figure 6.1. The function 6(p).

+

I

+

Additional depth constructions

The lower bounds claimed, and partially proved
in section 4, apply only to the maximal delay
(or formula size) in a BA-circuit for carry save
addition. Could we get the less significant output
bits faster ?
When a CSA-network is designed, as was done
in the previous section, the length of the input
numbers is not taken into account. A uniform
bound is therefore obtained for all the output bits.
Though we cannot reduce the maximal delay (or
formula size) by using individual BA units, we can
use them t o get the less significant bits much faster.

'+
'
logy
log X

: X(FA)

5 X < 2}.

A graph of the function 6 ( p ) is given in Fig. 6.1.
For X = X(FA3) we get that U = 1 and
the construction coincides with the construction
obtained from the CSAFA3-network described in
section 5. It is interesting to note that the function
6 ( p ) assumes its maximal value 6(FA3) for every
p 2 p* where p* N 0.93.
The FA3 construction with parameters X and
U

= 2+x-x1.
A'
is obtained by using A.,d = [nv'X-d

11 FA3's

+

m t h significance s which lie at depth d
if nv'X-d 2 1 and s,d 2 0, and A*,d = 0 FA3's
otherwise. It can be checked that the circuit can
receive at least nu' input bits with significance
s for every s 2 0 and therefore a CSA(n + 2)
construction is obtained whenever U 2 1.
Bit counting is a special case of multiple addition. A bit counting circuit receives n input bits
and outputs their sum. If we choose 1 < X <
X(FA3) in the above construction then U < 1 and
we do not get a carry save adder but we do get a bit
counter (or more precisely, a carry save counter).
Such a construction corresponds to a tangent (with
a negative slope) to the function 6'(p) obtained by

For every 1.2056 N X(FA3) 5 X e 2 and U =
t
*
,
we can build an FA3-circuit for CSA(n +
2) U which the &-depth of the two output bits
with significance i = plogn is ( l + p l o g u ) l o g x n +
O(1). Each such construction corresponds to a
648

allowing X in the definition of 6(p) to lie in the
range 1 < X < 2. An enlarged graph of the functions 6(p) and 6‘(p) is given in Fig. 6.2. The functions 6(p) and 6’(p) agree when p p*. For p > p*
the function 6 ( p ) is constant while 6’(p) is decreasing. Note that the constructions with v < 1 have
the peculiar property of producing the more significant output bits before the less significant ones.
We were not able to construct a single FA3circuit for CSA(n 2) which outputs the two
output bits with significance i = plogn a t time
(&)
o( 1))log n or a bit counting circuit which
outputs the two bits with significance i = p log n at
time (a‘@)
o(1))logn. It is interesting to know
whether such constructions are possible.

7.

Symmetric functions

A symmetric Boolean function of n bits could be
computed by first counting the number of 1’s in
the input and then computing a function of the
Pog(n 1)l bit result. If the function of these
logn bits can be computed in depth o(1ogn) then
this additional stage will not effect the asymptotic
behaviour of the obtained circuits of formulae.

+

This is the case for a large family of interesting
symmetric Boolean functions such as threshold
functions (including majority), MO& counting
functions and others.

.--)

+

+

+

Any Boolean function of m = pog(n 1)1 bits
could be computed at depth m. In fact, any such
function could be computed in depth (1 o(1))m
even if the i-th input bit is supplied only at depth i.
Similarly, for every function of m variables there
exists a formula computing it in which the i-th
variable appears at most 2’ times. We use these
observations to construct circuits and formulae for
general symmetric Boolean functions.

+

We can get a &-circuit for CSA(n 2)whose
behaviour is described by the function 6(p) by
using a separate FA3-circuit for each significance
s < p* log n and a common FAa-circuit for all the
significances s 2 p* log n. Note that the result of a
carry save addition is not unique (any number can
be written as the s u m of two other numbers in more
than one way) and therefore taking the two output
bits of each significance from a different construction will usually produce an incorrect result. We
can overcome this difficulty by adding the initial
segments of length p* log n of the two output numbers of each construction. This will increase the
depth of the outputs by only O(log1ogn). The results are now unique and we can safely take each
bit from a different construction. We relied here
on the fact that in each construction with U > 1
the less significant output bits are produced before
the more significant ones. We therefore cannot use
the same method to construct a bit counting drcuit whose behaviour is described by the function
S’(p) for 0 5 p 5 1.
.--)

The above discussion suggests the following
question. Is the most significant bit (ms-bit) in
the output of a bit count the hardest to compute ?
Notice that for n = 2m - 1 this ms-bit in simply
the majority of the n input bits.

Similnr constructions could be used to optimise
the formula size of the individual output bits and
similar questions could be raised.
649

In order to get a shallow &-circuit, for example,
for a general symmetric Boolean function we choose
the carry save adder construction with slope 1.
This corresponds to choosing X = v =
N
1.2808 and the depth of the obtained construction
is about 3.81 log n.
Using similar methods we get the O(n3am) B2formulae and O(n4*=) U2-formulae for general
symmetric Boolean functions.

8.

Concluding remarks.

An interesting (and still open) question is whether
the optimal B2- or ?&-circuits and formulae for
multiple carry save addition could be obtained
using fixed basic addition units. At least in the U2
case we have reason to believe that the answer is
‘no’.Unless very special conditions are met we can
construct from every basic addition unit another
unit which is slightly better.
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